SDFS047A - MARCH 1987 - REVISED OCTOBER 1993


 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain two independent  $J-\overline{K}$ positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and  $\overline{K}$  input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\overline{K}$  and trying J high. They also can perform as D-type flip-flops if J and  $\overline{K}$  are tied together.

The SN54F109 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F109 is characterized for operation from 0°C to 70°C.

#### SN54F109 . . . J PACKAGE SN74F109 . . . D OR N PACKAGE (TOP VIEW)



# SN54F109 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### **FUNCTION TABLE**

			OUTI	PUTS		
PRE	CLR	CLK	J	K	Q	Q
L	Н	Х	Χ	Х	Н	L
Н	L	X	Χ	X	L	Н
L	L	X	Χ	X	H <sup>†</sup>	H <sup>†</sup>
Н	Н	$\uparrow$	L	L	L	Н
Н	Н	$\uparrow$	Н	L	Tog	gle
Н	Н	$\uparrow$	L	Н	$Q_0$	$\overline{Q}_0$
Н	Н	$\uparrow$	Н	Н	Н	L
Н	Н	L	Χ	Χ	Q <sub>0</sub>	$\overline{Q}_0$

<sup>†</sup> The output levels are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when  $\overline{\mathsf{PRE}}$  or  $\overline{\mathsf{CLR}}$  returns to its inactive (high) level.

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

## logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	$-0.5\;V$ to 7 $V$
Input voltage range, V <sub>I</sub> (see Note 1)	$-1.2 \text{ V to 7 V}$
Input current range	-30  mA to $5  mA$
Voltage range applied to any output in the high state	. $-0.5 \text{ V to V}_{CC}$
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F109	−55°C to 125°C
SN74F109	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## recommended operating conditions

		SN54F109			SN74F109			J UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$\vee_{IH}$	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
ΙΙΚ	Input clamp current			-18			-18	mA
IOH	High-level output current			- 1			- 1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	ST CONDITIONS	S	N54F109	)	S	N74F109	)	UNIT	
PARAMETER	153	TEST CONDITIONS			MAX	MIN	TYP	MAX	ONII	
VIK	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
Vari	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V	
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA}$				2.7			٧	
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V	
IĮ	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lн	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20			20	μΑ	
J, K, CLK	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
PRE or CLR	VCC = 5.5 v,	v   = 0.5 v			- 1.8			- 1.8	IIIA	
los <sup>‡</sup>	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Icc	V <sub>C</sub> C = 5.5 V,	See Note 2		11.7	17		11.7	17	mA	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			T <sub>A</sub> = 2	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C 'F74		F109	SN74F109		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	ock Clock frequency		0	100	0	70	0	90	MHz	
	Pulse duration	CLK high, PRE or CLR low	4		4		4		ns	
t <sub>W</sub>	Pulse duration	CLK low	5		5		5		115	
	Cation times alote historic CLKA	High	3		3		3			
t <sub>su</sub>	Setup time, data before CLK↑	Low	3		3		3		ns	
	Setup time, inactive-state before CLK↑§	PRE or CLR to CLK	2		2		2			
4.	Hold time data after CLKT	High	1		1		1			
th	Hold time, data after CLK↑	Low	1		1		1		ns	

<sup>§</sup> Inactive-state setup time is also referred to as recovery time.

## switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$		$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = MIN to MAX¶ SN54F109 SN74F109				UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			100	150		70		90		MHz	
tPLH	CLK	0.57 0	3	4.9	7	3	9	3	8	no	
<sup>t</sup> PHL	CLK	Q or $\overline{\mathbb{Q}}$	3.6	5.8	8	3.6	10.5	3.6	9.2	ns	
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	2.4	4.8	7	2.4	9	2.4	8	no	
<sup>t</sup> PHL	PRE OI CLR	Q 01 Q	2.7	6.6	9	2.7	11.5	2.7	10.5	ns	

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: ICC is measured with J, K, CLK, and PRE grounded then with J, K, CLK, and CLR grounded.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated

#### PACKAGE OPTION ADDENDUM





#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
5962-9758001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9758001QEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9758001QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
JM38510/34102B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/34102BEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/34102BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN74F109D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74F109DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74F109DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74F109DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74F109DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74F109DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74F109N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74F109NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ54F109FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54F109J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54F109W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take



# **PACKAGE OPTION ADDENDUM**

18-Sep-2008

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F109DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F109DR	SOIC	D	16	2500	333.2	345.9	28.6

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

## **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

